ModalAI Forum
    • Categories
    • Recent
    • Tags
    • Popular
    • Users
    • Groups
    • Register
    • Login

    New IRay 640x480 Micro Thermal Core in MIPI

    VOXL 2
    1
    2
    210
    Loading More Posts
    • Oldest to Newest
    • Newest to Oldest
    • Most Votes
    Reply
    • Reply as topic
    Log in to reply
    This topic has been deleted. Only users with topic management privileges can see it.
    • M
      Mastermind
      last edited by

      @Chad-Sweet @Zachary-Lowell @Patrick-Hinchey

      My company has been using the USB-C version of IRAY's very micro thermal core, which comes in two variants 320x240 and 640x480 as an option for our customers. They have informed me of the availability of their new MIPI version, and are asking for integration information. From what I saw in a previous post by Chad, this is not easy and requires an interposer board. I can tell you these cameras are excellent, the smallest on the market and full of options, and would make a great addition to the VOXL2 family. My company has a good relationship with the manufacturer and are willing to help develop this integration. Is it possible to get more detailed info? I have already told them that they will need the Qualcomm vision stack and sent them the specs on VOXL2, is it possible to get detailed information including PCB design and possible source code to other MIPI cameras for reference?

      Thanks,

      Jason

      M 1 Reply Last reply Reply Quote 0
      • M
        Mastermind @Mastermind
        last edited by

        @Chad-Sweet More on this from the manufacturer:
        MIPI Protocol

        The product we use is 2lane MIPI. The MIPI interface includes 1 pair of source-synchronized differencing clocks and 2 pairs of differencing data lines clock signals, which enter the high-speed mode at the beginning of each frame and exit the high-speed mode at the end of each frame. The interframe is in low power mode (both data and clock line are at 1.2V high level). MINI2-640, for example, uses a clock frequency of 400MHz. The data line sends the start packet of each frame at the beginning and the end packet of each frame at the end. The number of long packets between the start and end packets of each frame is the same as the height value of the array (such as a 640 * 512 module with 512 long packets), and each long packet data contains row valid data.

        1 Reply Last reply Reply Quote 0
        • First post
          Last post
        Powered by NodeBB | Contributors